PSpice User Guide

PSpice User Guide

Issue link: https://resources.pcb.cadence.com/i/1180526

Contents of this Issue

Navigation

Page 82 of 884

PSpice User Guide Simulation examples October 2019 83 Product Version 17.4-2019 © 1999-2019 All Rights Reserved. 2. Specify PSPNETLIST_IGNORE as the Name 3. Specify TRUE as the Value. The part is greyed out in the schematic and ignored while performing simulation. To save your design 1. From the File menu, choose Save. Using Design Entry HDL This section describes how to use Project Manager to create a design project and then use Design Entry HDL to create the simple diode clipper design shown in Figure 2-5. Note: The PSpice Simulator menu items are not enabled by default in Design Entry HDL. To enable the menu items, choose PSpice Simulator–Enable PSpice Simulation. To create a new design project 1. Invoke Project Manager. R 1 1k Vin 0V R 3 3.3k R 2 3.3k V1 5V 0 D1 D1N3940 R 4 5.6k C1 0.47u MID OUT IN D2 D1N3940 GND AD1 Figure 2-5 Diode clipper design

Articles in this issue

view archives of PSpice User Guide - PSpice User Guide