PSpice User Guide

PSpice User Guide

Issue link: https://resources.pcb.cadence.com/i/1180526

Contents of this Issue

Navigation

Page 656 of 884

PSpice User Guide Digital worst-case timing analysis October 2019 657 Product Version 17.4-2019 © 1999-2019 All Rights Reserved. The techniques used for digital worst-case timing simulation are not compatible with analog worst-case analysis. It is therefore not possible to do combined analog/digital worst-case analysis and simulation and get the correct results. PSpice A/D allows digital worst-case simulation of mixed-signal and all-digital circuits; any analog sections are simulated with nominal values. Systems containing embedded analog-within-digital sections do not give accurate worst-case results; they may be optimistic or pessimistic. This is because analog simulation can not model a signal that will change voltage at an unknown point within some time interval.

Articles in this issue

view archives of PSpice User Guide - PSpice User Guide