PSpice User Guide

PSpice User Guide

Issue link: https://resources.pcb.cadence.com/i/1180526

Contents of this Issue

Navigation

Page 277 of 896

PSpice A/D User Guide Creating and editing models October 2019 278 Product Version 17.4-2019 © 2022 All Rights Reserved. Voltage Regulator Test Node Mapping VDG Maximum drain-gate voltage (Maximum difference between NODE_VD and NODE_VG) VDS Maximum drain-source voltage (Maximum difference between NODE_VD and NODE_VS) VGSF Maximum forward gate-source voltage VGSR Maximum reverse gate-source voltage

Articles in this issue

view archives of PSpice User Guide - PSpice User Guide