PSpice User Guide

PSpice User Guide

Issue link: https://resources.pcb.cadence.com/i/1180526

Contents of this Issue

Navigation

Page 185 of 884

PSpice User Guide Preparing a design for simulation October 2019 186 Product Version 17.4-2019 © 1999-2019 All Rights Reserved. Example: The circuits shown below connects capacitors (DC open circuits) such that both ends of inductor L2 are isolated from ground. Circuit in Design Entry HDL When simulated, PSpice flags nets 2 and 3 as floating. The following topology solves this problem.

Articles in this issue

view archives of PSpice User Guide - PSpice User Guide