Issue link: https://resources.pcb.cadence.com/i/1180526
PSpice User Guide Transient analysis October 2019 549 Product Version 17.4-2019 © 1999-2019 All Rights Reserved. Internal time steps in transient analyses During analog analysis, PSpice maintains an internal time step which is continuously adjusted to maintain accuracy while not performing unnecessary steps. During periods of inactivity, the internal time step is increased. During active regions, it is decreased. The maximum internal step size can be controlled by specifying it in the Maximum Time Step text box in the Transient dialog box. PSpice will never exceed either the step ceiling value or two percent of the total transient run time, whichever is less. The internal time steps used may not correspond to the time steps at which information is reported. The values at the print time steps are obtained by second-order polynomial interpolation from values at the internal steps. When simulating mixed analog/digital circuits, there are actually two time steps: one analog and one digital. This is necessary for efficiency. Since the analog and digital circuitry usually have very different time constants, any attempt to lock them together would greatly slow down the simulation. The time step shown on the PSpice display during a transient analysis is that of the analog section. See Chapter 14, "Digital simulation," for more information on the digital timing analysis of PSpice A/D.