PSpice User Guide

PSpice User Guide

Issue link: https://resources.pcb.cadence.com/i/1180526

Contents of this Issue

Navigation

Page 393 of 884

PSpice User Guide Digital device modeling October 2019 394 Product Version 17.4-2019 © 1999-2019 All Rights Reserved. DRVH and DRVL These are used to determine the strength of the output. Strengths are discussed on Defining Output Strengths on page 396. DRVZ, INR, and TSTOREMN These are used to determine which nets should be simulated as charge storage nets. These are discussed in Charge storage nets on page 399. TPWRT This is used to specify the pulse width above which the noise immunity behavior of a device is to be considered. See Inertial delay on page 391 on inertial delay for detail. The following UIO model parameters are needed only when creating models for use in mixed-signal simulations, and therefore only apply to PSpice simulations. AtoD1 through AtoD4, and DtoA1 through DtoA4 These are used to hold the names of interface subcircuits. Note that AtoD1 through AtoD4 do not apply to stimulus generators because digital stimuli have no input nodes. DIGPOWER This is used to specify the name of the digital power supply PSpice should call if one of the AtoD or DtoA interface subcircuits is called. TSWLHn and TSWHLn These switching times are subtracted from a device's propagation delay on the outputs which connect to interface nodes. This compensates for the time it takes the DtoA device to change its output voltage from its current level to that of the switching threshold. By subtracting the switching time from the propagation delay, the analog signal reaches the switching threshold at the correct time (that

Articles in this issue

view archives of PSpice User Guide - PSpice User Guide