Issue link: https://resources.pcb.cadence.com/i/1180526
PSpice User Guide Digital device modeling October 2019 379 Product Version 17.4-2019 © 1999-2019 All Rights Reserved. Tristate gates BUF3 INV3 AND3 NAND3 OR3 NOR3 XOR3 NXOR3 BUF3A INV3A AND3A NAND3A OR3A NOR3A XOR3A NXOR3A buffer inverter AND gate NAND gate OR gate NOR gate exclusive OR gate exclusive NOR gate buffer array inverter array AND gate array NAND gate array OR gate array NOR gate array exclusive OR gate array exclusive NOR gate array Bidirectional transfer gates NBTG PBTG N-channel transfer gate P-channel transfer gate Flip-flops and latches Table 7-1 Digital primitives summary Type Description