Cadence PCB Best Practices

High Density Interconnect (HDI)

Issue link: https://resources.pcb.cadence.com/i/1180282

Contents of this Issue

Navigation

Page 12 of 25

High Density Interconnect Working with HDI October 2019 13 Product Version 17.4-2019 © 1999-2019 All Rights Reserved. Same Net Spacing Modes Mode settings are supported for each Same Net constraint. Unlike Net to Net, where all spacing constraints are usually relevant, Same Net requirements are often a subset of the complete list. For example, it may be necessary to enable Same Net Via to Via, Line to Line, Pin to Via, but not Shape to Shape or Pin to Pin. Certain modes may produce DRCs that fall into an irrelevant category, such as those that may have been waived. Figure 1-6 Same Net Spacing Modes

Articles in this issue

view archives of Cadence PCB Best Practices - High Density Interconnect (HDI)