Cadence PCB Best Practices

High Density Interconnect (HDI)

Issue link: https://resources.pcb.cadence.com/i/1180282

Contents of this Issue

Navigation

Page 10 of 25

High Density Interconnect Working with HDI October 2019 11 Product Version 17.4-2019 © 1999-2019 All Rights Reserved. Figure 1-4 Via List Same Net DRC Overview Using the Same Net Spacing domain in Constraint Manager, the Same Net DRC system drives many rules for via tangency (vias that touch) and inset (vias that overlap) used on HDI designs. Each Spacing DRC has a respective Same Net DRC whose values can be set independently of Net to Net Spacing DRCs. For example, a Via to Pin rule can now be set to 6 mils Net to Net and 3 mils for Same Net. Same Net DRC error codes are a lower-case version of those for Net to Net. Same Net DRC modes can also be set on an individual basis. Spacing differentiation is available for the following via combinations: ■ Microvia to Microvia ■ Microvia to Core Via (represented as blind and buried Via) ■ Microvia to Thru-hole ■ Core Via to Core Via ■ Core Via to Thru-hole Etch edit applications align with the changes made to the Same Net DRC system, including bubbling, which makes sliding vias to other vias or pins on the same net more efficient. The add-via model adds via structures while obeying Same Net rules. Physical domain settings Blind or buried via Through Hole Via Microvia Die Pad Surface Mount Pad

Articles in this issue

view archives of Cadence PCB Best Practices - High Density Interconnect (HDI)