Accurate Modeling of PCIe 3.0 Analog Buffers

October 19, 2018 Cadence PCB Solutions
  • PCIe 3.0 and other current and future high speed protocols require complex equalization schemes to open the eye at the receiver sampler
  • These equalizers (AGC, CTE, DFE, etc.) interact with each other during adaptation
  • Managing this sequence of events can be challenging
  • Correlation is even more challenging

About the Author

Cadence PCB solutions is a complete front to back design tool to enable fast and efficient product creation. Cadence enables users accurately shorten design cycles to hand off to manufacturing through modern, IPC-2581 industry standard.

Follow on Linkedin Visit Website More Content by Cadence PCB Solutions
Previous Flipbook
Broadband Methodology for Power Distribution System Analysis of Chip, Package and Board for High Speed IO Design
Broadband Methodology for Power Distribution System Analysis of Chip, Package and Board for High Speed IO Design

Broadband methodology has the advantages of greater insight for the system-level influence of each domain a...

Next Flipbook
Baseband IC Design Kits for Rapid System Realization
Baseband IC Design Kits for Rapid System Realization