Allegro PCB Designer RAKs

Allegro Constraint Compiler

Issue link: https://resources.pcb.cadence.com/i/1180070

Contents of this Issue

Navigation

Page 3 of 81

Allegro Constraint Compiler: Workshop Learn more at Cadence Support Portal - https://support.cadence.com © 2019 Cadence Design Systems, Inc. All rights reserved w orldw ide. Page 4 Purpose The purpose of this workshop is to guide you through the basic process of setting up constraints using Allegro Constraint Compiler (ACC). ACC is not meant to be a Constraint Manager replacement but a mechanism to inject constraints at the interface level based on manufacturer guidelines. Audience This document is intended for all Allegro PCB Designer users who wish to set up constraints at the interface level in the PCB Design process. Terms ACC Allegro Constraint Compiler EDA Electronic Design Automation PCS Physical Constraint Set SCS Spacing Constraint Set ECS Electrical Constraint Set NG Net Group MG Match Group XNet Extended Net

Articles in this issue

Links on this page

view archives of Allegro PCB Designer RAKs - Allegro Constraint Compiler