Issue link: https://resources.pcb.cadence.com/i/1149719
© 2019 Cadence Design Systems, Inc. All rights reserved. vManager Indago • RTL and gate level • UVM testbench • Assertions • Constraints • Embedded software • Virtual platform • Cross-platform • Requirements tracing • Verification planning • Regression mgmt and optimization • Failure triage • Coverage analysis across engines • Safety planning • Accellera PSS 1.0 • Auto-generates C-based tests • Scenario-based randomized tests • ISA libraries e.g. ArmV8 • Portable across all engines • C for performance • Portable & scalable • All methodologies, languages and simulators • Consistent across protocols • TripleCheck: vPlan, test suite, coverage • ML-enabled smart proof • Adv. design scalability • Sign-off accurate coverage • Deep bug, deadlock hunting • Visualize debug / IP expl. • Widest range of formal apps Perspec Smart Bug Hunting Debug Coverage & Metrics Portable Stimulus Formal & Lint VIP VIP Catalog JasperGold Smart Bug Hunting Leadership