Verification

Verification Futures

Issue link: https://resources.pcb.cadence.com/i/1149719

Contents of this Issue

Navigation

Page 40 of 60

© 2019 Cadence Design Systems, Inc. All rights reserved. IP and SoC Hybrid Examples Source: Emulation Enabling Automotive Designs, http://bit.ly/2yR12r8 IP Hybrid complementing RTL verification with real SW drivers, develop, execute and debug large amount of software, 6 users in parallel SoC Hybrid with faster OS boots, smoother SoC bring-up once silicon is back, SW ready to demo product earlier, OpenGL test suites pre-silicon Source: DAC

Articles in this issue

Links on this page

view archives of Verification - Verification Futures