Verification

Verification Futures

Issue link: https://resources.pcb.cadence.com/i/1149719

Contents of this Issue

Navigation

Page 47 of 60

© 2019 Cadence Design Systems, Inc. All rights reserved. Indago Debug Scalability to SOC level • Performance and capacity Driver tracing • accuracy and speed Smartlog • unified context aware Log File Advanced Search • Fast and Complete Palladium Debug • On demand signal expansion ++ Low Power debug • Usability and capabilities

Articles in this issue

view archives of Verification - Verification Futures