Effect of Power Noise on Multi-Gigabit Serial Links

October 19, 2018 Cadence PCB Solutions

This paper presents a proof-of-concept analysis that was performed to test the hypothesis that a typical printed circuit board (PCB) and package power distribution system (PDS) has a significant impact on the signal quality of a 10Gbps serial link. In addition to the presence of the non-ideal PDS, a noise source was also set up to inject noise current into the PDS, and its result on the serial link signal quality was analyzed. The following sections are included:

  • Technical approach
  • Test vehicle description
  • Results
  • Conclusions
  • Appendix  

About the Author

Cadence PCB solutions is a complete front to back design tool to enable fast and efficient product creation. Cadence enables users accurately shorten design cycles to hand off to manufacturing through modern, IPC-2581 industry standard.

Follow on Linkedin Visit Website More Content by Cadence PCB Solutions
Previous Flipbook
Model Extraction and Circuit Simulation Approaches for Successful SSO Analysis of Chip-Package-Board Systems
Model Extraction and Circuit Simulation Approaches for Successful SSO Analysis of Chip-Package-Board Systems

The focus of this paper is the low frequency portion, including DC, of the spectrum for broadband Sparamete...

Next Flipbook
IBIS-AMI and Statistical Analysis
IBIS-AMI and Statistical Analysis

AMI models using AMI_GetWave call are incompatible with purely statistical techniques

×

Achieving PCI-e Compliance: Getting It Right the First Time

First Name
Last Name
Location
State
Opt-in to future emails and I understand I can unsubscribe at any time.
I agree to the terms of use
*required
Terms of Use
Thank you!
Error - something went wrong!