Model Extraction and Circuit Simulation Approaches for Successful SSO Analysis of Chip-Package-Board Systems

October 19, 2018 Cadence PCB Solutions

This paper concerns guidelines to support successful SSO analysis for Chip-PackageBoard systems. The procedures detailed address extraction and circuit simulation application of high node-count (N>100) frequency domain models. The focus of this paper is the low frequency portion, including DC, of the spectrum for broadband Sparameters. Frequency domain model extraction options and transient circuit simulation options were investigated and their interdependencies are discussed. These procedures apply to a broad class of extraction and transient circuit simulation tools typically applied to support SSO analysis. A high-speed digital board with 50 single-ended channels was applied as a test vehicle for guideline development. 

About the Author

Cadence PCB solutions is a complete front to back design tool to enable fast and efficient product creation. Cadence enables users accurately shorten design cycles to hand off to manufacturing through modern, IPC-2581 industry standard.

Follow on Linkedin Visit Website More Content by Cadence PCB Solutions
Previous Flipbook
IBIS–AMI Modeling Recommendations Conference Presentation
IBIS–AMI Modeling Recommendations Conference Presentation

Next Flipbook
Effect of Power Noise on Multi-Gigabit Serial Links
Effect of Power Noise on Multi-Gigabit Serial Links

This paper presents a proof-of-concept analysis that was performed to test the hypothesis that a typical pr...


Achieving PCI-e Compliance: Getting It Right the First Time

First Name
Last Name
Opt-in to future emails and I understand I can unsubscribe at any time.
I agree to the terms of use
Terms of Use
Thank you!
Error - something went wrong!