Cadence PCB Best Practices

Embedded Component Design

Issue link: https://resources.pcb.cadence.com/i/1180280

Contents of this Issue

Navigation

Page 32 of 39

Embedded Component Design Embedded Component Design October 2019 33 Product Version 17.4-2019 © 1999-2019 All Rights Reserved. Selected components are highlighted in the design canvas. 4. Right-click and choose Place on Layer from the pop-up menu. 5. Select target internal layer from the pull-down list. This action moves all selected components to the internal layer maintaining their x,y location. Cavities A cavity represents the dielectric space between that Etch layer and the Etch layer immediately above (towards TOP). For example, given a four layer board with layers TOP/L1/ L2/BOTTOM, the Cavity associated with L1 layer represents the dielectric space between L1 and TOP. The floor and ceiling of the cavity are coincident with the bounding layers. In a traditional design these bounding layers would be adjacent etch layers. When a component is placed on an embedded layer, the auto-generated cavity is assumed to span the thickness of the dielectric space. If the symbol does not fit in a single dielectric you may designate adjacent layer(s) as protruding allowed. Cavities are created for all layers marked protruding along with route keep out representing a hole in the ETCH layer. Pre-selected components targeted for internal layer SIG_6

Articles in this issue

view archives of Cadence PCB Best Practices - Embedded Component Design