Cadence PCB Best Practices

Embedded Component Design

Issue link: https://resources.pcb.cadence.com/i/1180280

Contents of this Issue

Navigation

Page 22 of 39

Embedded Component Design Embedded Component Design October 2019 23 Product Version 17.4-2019 © 1999-2019 All Rights Reserved. ■ Default via connect padstack (#6): This padstack (single layer) serves as the 'connect pin' on indirect attached embedded components. It can also be applied as a drawing level property EMB_VIA_CONNECT_PADSTACK. Embedded Component Constraints Constraints specific to embedded components can be found in Setup – Constraints – Modes – Design –Package. ■ Package Height to Adjacent layer: Verifies that the package height is less than the thickness of the layer(s) that the cavity spans. The existing package height property is used to store the height value. The thickness of successive layers is used when validating a package place in a multi-layer cavity. For the case of Indirect attach, the

Articles in this issue

view archives of Cadence PCB Best Practices - Embedded Component Design