Cadence PCB Best Practices

Embedded Component Design

Issue link: https://resources.pcb.cadence.com/i/1180280

Contents of this Issue

Navigation

Page 24 of 39

Embedded Component Design Embedded Component Design October 2019 25 Product Version 17.4-2019 © 1999-2019 All Rights Reserved. EMBEDDED_PLACEMENT property set to Required that are placed on the external layers. The DRC error code is C-P. ■ DFA Clearance: By default, the DFA constraints used for embedded component design are those specified for the Top layer of the DFA spacing table. To control the spacing of embedded component uniquely, the DFA table supports Add Embedded Constraint Layer function. You can constrain all embedded layers the same or at the layer instance level. ■ Placebound to Placebound conflicts: Symbol placebound conflicts are handled by existing functionality. The Package to Package constraint compares the separation of

Articles in this issue

view archives of Cadence PCB Best Practices - Embedded Component Design