Best Practices: Working with IDF

October 28, 2019 Cadence PCB Solutions

Today's printed circuit boards require tighter integration between electrical engineering and
mechanical engineering. This is a result of increasing component density and mechanical
complexity, as well as an increasing number of mechanical constraints such as PCB outline,
holes, slots, cutouts, keepouts, interconnects, heatsinks, and so on.

In the past, most ECAD engineers created board outlines from paper drawings that were
created by MCAD engineers. Now, this error-prone and time-consuming task can be
simplified and automated using the Cadence IDF 3.0 translator.

For additional information, see Intermediate Data Format in the Allegro PCB and Package
User Guide: Transferring Logic.

This paper describes the process of transferring data between Allegro PCB Editor and PTC
Pro/ENGINEER™ using the Cadence IDF 3.0 translator. It also:

  • Describes the basic flow of importing and exporting data, including using front-end tools such as Allegro Design Entry HDL.
  • Explains how information is interpreted by Allegro PCB Editor.
  • Shows how Allegro PCB Editor and Pro/ENGINEER detects changes.

About the Author

Cadence PCB solutions is a complete front to back design tool to enable fast and efficient product creation. Cadence enables users accurately shorten design cycles to hand off to manufacturing through modern, IPC-2581 industry standard.

Follow on Linkedin Visit Website More Content by Cadence PCB Solutions
Previous Flipbook
Constraint Compiler User Guide
Constraint Compiler User Guide

The power of Constraint Compiler is the ability to leverage data-agnostic constraints that can be developed...

Next Flipbook
Best Practices: Working with Design Partitions
Best Practices: Working with Design Partitions

Design Partitioning is a design environment promoting concurrent PCB design. The procedural steps and best ...