Using Power Aware IBIS v5.0 Behavioral IO Models to Simulate Simultaneous Switching Noise

October 19, 2018 Cadence PCB Solutions

Typically simultaneous switching noise (SSN) transient simulations require significant CPU and RAM resources. A prominent factor affecting both CPU and RAM resource requirements is the number of MOSFET models included in the post layout extracted IO netlists. By replacing the IO netlists with power aware IBIS v5.0 behavioral models, both the CPU and RAM resource requirements are dramatically reduced. A comparison of several SSN transient simulations whereby the aggressor frequency is sweep across a wide frequency range is shown. The resultant victim waveforms will clearly demonstrate that each SSN transient simulation using post layout extracted IO netlists requires days to run compared to just mere minutes using power aware IBIS v5.0 behavioral models. Most notably, there is no significant loss in accuracy. In fact, in many cases, there is an increase in accuracy due to convergence issues associated with post layout extracted IO netlists. The power aware IBIS v5.0 behavioral models offer both dramatically faster transient simulation times and lower memory requirements. Improvements to these two key metrics without sacrificing accuracy, allows for more aggressive and accurate signal and power integrity analysis than has previously been possible. 

About the Author

Cadence PCB solutions is a complete front to back design tool to enable fast and efficient product creation. Cadence enables users accurately shorten design cycles to hand off to manufacturing through modern, IPC-2581 industry standard.

Follow on Linkedin Visit Website More Content by Cadence PCB Solutions
Previous Video
Sigrity Tech Tip - Model Multi-Gigabit Serial Links
Sigrity Tech Tip - Model Multi-Gigabit Serial Links

Sigrity technologists guide you step by step on how to accurately model a multi-gigabit serial link 10 time...

Next Flipbook
The Facts about the Input Impedance of Power and Ground Planes
The Facts about the Input Impedance of Power and Ground Planes

Power and ground planes in a printed circuit board may connect to the power supply at several locations. Mo...

×

Achieving PCI-e Compliance: Getting It Right the First Time

First Name
Last Name
Location
State
Opt-in to future emails and I understand I can unsubscribe at any time.
I agree to the terms of use
*required
Terms of Use
Thank you!
Error - something went wrong!