Sigrity OptimizePI

October 17, 2018

The Cadence® Sigrity™ OptimizePI™ environment automates the selection and placement of decoupling capacitors (decaps) to assure products meet power-delivery network (PDN) performance targets at the lowest possible cost. The Sigrity OptimizePI approach may be applied to PCBs and IC packages, or a combination thereof. Cadence’s proprietary and proven Sigrity analysis technologies are augmented with an efficient optimization engine to uniquely enable cost-based PDN design. The Sigrity OptimizePI capabilities can fully explore the feasible design space and identify a range of candidate decap implementations, enabling users to pinpoint the ideal approach.

Previous Flipbook
Sigrity PowerDC
Sigrity PowerDC

Work in concert with the fastest available simulation to support design improvements without excess cost an...

Next Article
Forward Converter Circuit Design and Analysis
Forward Converter Circuit Design and Analysis

Here’s what you need to know about a forward converter and how to model its behavior in a SPICE simulator.


Achieving PCI-e Compliance: Getting It Right the First Time

First Name
Last Name
Opt-in to future emails and I understand I can unsubscribe at any time.
I agree to the terms of use
Terms of Use
Thank you!
Error - something went wrong!