Generating Circuit Ports for Signal and Power Nets of a Layout File in PowerSI

November 30, -0001
Demonstrating the step-by-step process for generating circuit-ports by defining circuits at the signal and power nets locations on a layout file in PowerSI.
Previous Video
Generating W-Element Transmission Line Model for Pre-Layout Parallel Bus in SystemSI
Generating W-Element Transmission Line Model for Pre-Layout Parallel Bus in SystemSI

Demonstrating the step-by-step process of generating W-Element transmission line model, using the built-in ...

Next Video
Connecting Ports to Signal and Power Nets of a Layout File in PowerSI
Connecting Ports to Signal and Power Nets of a Layout File in PowerSI

Demonstration of the step-by-step process of connecting ports to signal and power nets of a simple layout f...

×

Achieving PCI-e Compliance: Getting It Right the First Time

First Name
Last Name
Location
State
Opt-in to future emails and I understand I can unsubscribe at any time.
I agree to the terms of use
*required
Terms of Use
Thank you!
Error - something went wrong!