Skip to main content

Accurate Modeling of PCIe 3.0 Analog Buffers

PCIe 3.0 and other current and future high speed protocols require complex equalization schemes to open the eye at the receiver sample

Download PDF
  • PCIe 3.0 and other current and future high speed protocols require complex equalization schemes to open the eye at the receiver sampler
  • These equalizers (AGC, CTE, DFE, etc.) interact with each other during adaptation
  • Managing this sequence of events can be challenging
  • Correlation is even more challenging

About the Author

Cadence PCB Solutions is a passionate writer and expert in the field of PCB design and electronic engineering. With years of experience in developing innovative solutions for complex circuit designs, Cadence PCB Solutions specializes in breaking down technical concepts into clear, actionable insights for engineers, hobbyists, and industry professionals alike.