Generating Circuit Ports for Signal and Power Nets of a Layout File in PowerSI

November 30, -0001
Demonstrating the step-by-step process for generating circuit-ports by defining circuits at the signal and power nets locations on a layout file in PowerSI.
Previous Video
Generating W-Element Transmission Line Model for Pre-Layout Parallel Bus in SystemSI
Generating W-Element Transmission Line Model for Pre-Layout Parallel Bus in SystemSI

Demonstrating the step-by-step process of generating W-Element transmission line model, using the built-in ...

Next Video
Allegro PCB Librarian - Creating an Asymmetrical Part
Allegro PCB Librarian - Creating an Asymmetrical Part

This video shows you how to create an asymmetrical part.