APPLICATION NOTE
Digital Worst-Case Timing Simulation
This document explains the digital worst-case timing simulation feature, to evaluate the timing behavior of Digital
and Mixed Analog/Digital designs, as a function of component propagation delay tolerances.
