Cadence PCB Best Practices

Working with IDF

Issue link: https://resources.pcb.cadence.com/i/1180268

Contents of this Issue

Navigation

Page 21 of 39

Working with IDF Best Practices: Working with IDF October 2019 18 Product Version 17.4-2019 © 1999-2019 All Rights Reserved. Figure 1-9 Overlapping ECAD Areas The circular keepout area in Figure 1-9 represents a "no component, no trace through all" restriction. The rectangular keepout area allows trace and components up to .250" tall, except through the more restrictive circular region. It is acceptable for the ECAD areas to overlap in this fashion. When using a separate part for creating an ECAD area (for example, using a stiffener to create a place keepout to limit component and trace placement), all features can be created using "offset edge" within the assembly with a minimum value of .050 to create the geometry. After successfully creating the geometry in the assembly, you should switch to the part file and delete all assembly references. When dealing with complex geometry, delete only a few assembly references at a time and constrain the geometry to the part. As a typical best practice procedure, make sure that all dimensions and constraints are strong. Also, make sure you assign the correct keepout area height after completing all keepout areas.

Articles in this issue

view archives of Cadence PCB Best Practices - Working with IDF