Enabling CM on Existing Schematic Design with Constraint Added in PCB Layout: RAK
Learn more at Cadence Support Portal - https://support.cadence.com
© 2019 Cadence Design Systems, Inc. All rights reserved w orldw ide. Page 18
3. The SigXplorer window opens. You will see the net topology.
Figure 20: Signal topology for the DAC_CLOCK net
