Enabling CM on Existing Schematic Design with Constraint Added in PCB Layout: RAK
Learn more at Cadence Support Portal - https://support.cadence.com
© 2019 Cadence Design Systems, Inc. All rights reserved w orldw ide. Page 16
Figure 17: Create Pin Pairs dialog box
3. Repeat this for the J6.4 and U30.8 pins. Click Ok to close the dialog box.
4. For K-LINE, update the values for minimum and maximum Prop Delay to 10 ns
and 20 ns as shown in Figure 18.
Figure 18: Pin pairs assignment
