Cadence PCB Best Practices

Constraint Compiler User Guide

Issue link: https://resources.pcb.cadence.com/i/1180274

Contents of this Issue

Navigation

Page 18 of 25

Allegro Constraint Compiler User Guide Allegro Constraint Compiler October 2019 21 Product Version 17.4-2019 © 1999-2019 All Rights Reserved. can be defined using existing Layer type or Generic layer designations in the stackup or by layer in the stackup using the Layer number(s). The DEFAULT Physical and Spacing Constraint Sets in Constraint Manager can be used as a starting point with only the constraints entered in the table updated. The compiler determines which Constraint Set type (domain) to be created based on entered rules in the Rule Specification. For example, specifying a "Width: Min Line", "Line To Line", and "Max Length" in one Rule Specification generates Physical, Spacing, and Electrical CSets for the three different constraint types. In support of rules which can be present in multiple domains the Rule Specification type can be updated to include the target Domain (prefix to Rule): ■ PhysicalRule,

(Physical domain) ■ SpacingRule,
(Spacing domain) ■ ElectricalRule,
(Electrical domain) Note: For example, Differential Pair rules can be defined in the Electrical Domain (all layer's rules) and Physical Domain (layer-specific rules) A Rule Specification can be defined to create only one CSet for each domain or multiple CSets per domain by specifying different Rule Set names in the header using the Rule column (for example, Rule=).

Articles in this issue

view archives of Cadence PCB Best Practices - Constraint Compiler User Guide