Cadence PCB Best Practices

Constraint Compiler User Guide

Issue link: https://resources.pcb.cadence.com/i/1180274

Contents of this Issue

Navigation

Page 19 of 25

Allegro Constraint Compiler User Guide Allegro Constraint Compiler October 2019 22 Product Version 17.4-2019 © 1999-2019 All Rights Reserved. Column Header Description Sample Rule Specification Compiler Results ■ The default Physical CSet gets copied to PCS_CSET1 with the following values: ❑ For Conductor layers: Min Line Width=6 mil and Neck Width=4 mil ❑ For Plane layers: Min Line Width=12 mil and Neck Width=6 mil ■ The default Physical CSet gets copied to PCS_CSET2 with the following values: ❑ For Conductor layers: Min Line Width=10 mil and Neck Width=8 mil ❑ For Plane layers: Min Line Width=15 mil and Neck Width=10 mil

Articles in this issue

view archives of Cadence PCB Best Practices - Constraint Compiler User Guide