Cadence PCB Best Practices

Working with Real-Time DFA Analysis

Issue link:

Contents of this Issue


Page 18 of 28

Working with Design Partitions Design Partitioning October 2019 19 Product Version 17.4-2019 © 1999-2019 All Rights Reserved. Parameters ■ Via replacement mappings ■ SMT Pad assignment ■ Layer and test methodology ■ Probe types, spacing, and figures ■ Min probe size Properties ■ TESTPOINT_QUANTITY on nets requiring more than one probe ■ NO_TEST on nets not requiring test coverage ■ TESTPOINT_ALLOW_UNDER on symbols where it is legal to place probes DRC ■ Testpoint pad to component ■ Testpoint location to component Identifying Untested Nets in a Partition – From Testprep – Manual, use the Add (Scan and Highlight) option to navigate the list of untested nets in a partition. A list of all untested nets are reported in the Testprep report. The Add (Scan and Highlight) option does not scan nets that have the NO_TEST property assigned to them. Read Access to Testprep Parameter dialog box – From the Testprep – Manual command, click Parameters in the Options tab. Potential Team Issues ■ Over Population: During the course of team design, designers may over populate testpoints on nets that traverse different partitions. Use of periodic refreshes in conjunction with running the Testprep report to detect quantities greater than one is recommended. ■ Moving Testprobes: If you use the Probe Type attribute in Release 15.5, be aware that probe types do not update dynamically when moved to a new location. It is the responsibility of the master designer to run the resequence program after import.

Articles in this issue

view archives of Cadence PCB Best Practices - Working with Real-Time DFA Analysis