Allegro System Capture App Notes

Using DE-HDL designs in System Capture

Issue link: https://resources.pcb.cadence.com/i/1180250

Contents of this Issue

Navigation

Page 5 of 10

Using Design Entry HDL designs in Allegro System Capture Learn more at Cadence Support Portal - https://support.cadence.com © 2019 Cadence Design Systems, Inc. All rights reserved w orldw ide. Page 6 Devices that control the XNets Creation There are two project (cpm) file directives that can be used for defining the mode in which DE-HDL and System Capture needs to operate. These directives can also be set in the site.cpm file. • AUTO_XNETS_USING_DML o The directive defines if the mode of operation is DML-dependent or DML-independent o Value of ON means, it's DML-dependent o Value of OFF means, it's DML-independent o This directive is read by DE-HDL only. System Capture always operates in DML-independent mode and hence it ignores it. • AUTO_XNETS_USING_GATES o The directive defines the XNet creation mode – Automatic or Manual o Value of ON means, it's Automatic XNet creation mode o Value of OFF means, it's Manual XNet creation mode o This directive is read by both DE-HDL as well as System Capture. DE-HDL looks for these directives in the START_CONSTRAINT_MGR section. System Capture reads the directives from the START_CANVAS section.

Articles in this issue

Links on this page

view archives of Allegro System Capture App Notes - Using DE-HDL designs in System Capture