Allegro System Capture App Notes

Using DE-HDL designs in System Capture

Issue link: https://resources.pcb.cadence.com/i/1180250

Contents of this Issue

Navigation

Page 4 of 10

Using Design Entry HDL designs in Allegro System Capture Learn more at Cadence Support Portal - https://support.cadence.com © 2019 Cadence Design Systems, Inc. All rights reserved w orldw ide. Page 5 XNet Creation in DML-Independent Mode XNet creation can be done in two ways in the DML-independent mode. These can be pre- configured in the SITE area so that all the projects follow the same mode of operation. When a new design is created, the mode is read from the SITE area and established for the design. The modes of operation are: • Automatic XNet creation across discrete devices when the devices are added to the design In the Automatic XNet creation mode: ❖ XNets are created automatically between pins of a discrete device. ❖ XNets can also be created between pins of non-discrete devices by adding the XNET_PINS pin-level property. o Pins of a component instance with the same value of the property would create a single XNet ❖ XNets are not created automatically when: o The component is not a discrete device o Any of the pins are connected to a DC Net o Pin limit is exceeded; the default maximum is 25 pins o NO_XNET_CONNECTION property is found on the instance • Manual XNet creation across discrete devices In case of manual XNet creation mode: ❖ XNets are not automatically created between the pins of a discrete device. ❖ XNets can be created between pins of devices by adding the XNET_PINS pin-level property o Pins of a component instance with the same value of the property creates a single XNet ❖ In this mode, even if the XNET_PINS property is defined, XNets are not created when: o Any of the pins are connected to a DC Net o Pin limit is exceeded; the default maximum is 25 pins o The NO_XNET_CONNECTION property is found on the instance

Articles in this issue

Links on this page

view archives of Allegro System Capture App Notes - Using DE-HDL designs in System Capture