System Capture RAKs

Reuse Flow in Allegro Design Entry (Capture CIS)

Issue link: https://resources.pcb.cadence.com/i/1180040

Contents of this Issue

Navigation

Page 8 of 18

Reuse Flow in Allegro Design Entry CIS (Capture CIS) – Allegro PCB Editor Learn more at Cadence Support Portal - https://support.cadence.com © 2017 Cadence Design Systems, Inc. All rights reserved worldwide. Page 9 The design path can be absolute or relative. You can open user properties of a library part (Option -- Part properties) and edit the implementation path. Implementation Type: It must be set as Schematic View as it points to a schematic design. Implementation: Its value is the name of the schematic folder which has the circuit. In this example, it must be LPF as the schematic folder name in the design, bot2.dsn, is LPF.

Articles in this issue

Links on this page

view archives of System Capture RAKs - Reuse Flow in Allegro Design Entry (Capture CIS)