System Capture RAKs

Reuse Flow in Allegro Design Entry (Capture CIS)

Issue link: https://resources.pcb.cadence.com/i/1180040

Contents of this Issue

Navigation

Page 7 of 18

Reuse Flow in Allegro Design Entry CIS (Capture CIS) – Allegro PCB Editor Learn more at Cadence Support Portal - https://support.cadence.com © 2017 Cadence Design Systems, Inc. All rights reserved worldwide. Page 8 The Reusable Part The created part, LPF, can be used in any design to refer the schematic bot2.dsn. The part has a pin corresponding to every port in the design. Similarly, the part you created for the design bot2.dsn has two pins, OUT_FILTER and GND, corresponding to the ports in the design. You can edit the part graphics and save the part. Few important properties for reuse flow in the part are as follows. Hint: Open the user property dialogue from Options -- Part properties to view the properties. Implementation Path: It must point to the design from which the part has been created. For example, LPF must point to bot2.dsn. This path must be correct so that the tool can find the schematic from the part. When a part is placed in a design, you will be able to descend into the design from the part using the Descend Hierarchy command of the right-click menu option. If descend does not work, check this path.

Articles in this issue

Links on this page

view archives of System Capture RAKs - Reuse Flow in Allegro Design Entry (Capture CIS)