PSpice Application Notes

PSpice App Note_Modeling Voltage-Controlled Resistors and Capacitors in PSpice

Issue link: https://resources.pcb.cadence.com/i/1480200

Contents of this Issue

Navigation

Page 5 of 7

APPLICATION NOTE 5 .Cref 3 0 {C4 * pwr(vj+4, M)} ; computes CJO from C4 .Hsense 10 0 Vsense 1.0 ; converts I(Cref) to V(10) .Gout 1 2 VALUE = ; capacitance/voltage modeling .+ {v(10)/pwr(TABLE(v(1,2), 1, 1, 60, 60)+VJ, M)} .ends Figure 5 - Voltage-variable capacitor test circuit Figure 6 - Voltage-variable capacitor simulation result

Articles in this issue

view archives of PSpice Application Notes - PSpice App Note_Modeling Voltage-Controlled Resistors and Capacitors in PSpice