Cadence PCB Best Practices

Working with Backdrilling

Issue link: https://resources.pcb.cadence.com/i/1180264

Contents of this Issue

Navigation

Page 44 of 55

Working with Backdrilling Backdrilling October 2019 45 Product Version 17.4-2019 © 1999-2020 All Rights Reserved. Backdrill Data Show Element visibility (Pins/Vias) Backdrill data is reported on pins/vias at the bottom of the show element information window. DRC and Shape Voiding Internal design layers have route keepout shapes generated using the BACKDRILL_CLEARANCE KEEP OUT geometry definition in the padstack to maintain clearance from the backdrill hole to all copper features. Negative planes utilize BACKDRILL_CLEARANCE ANTI PAD definition in the padstack to maintain clearance to backdrill.

Articles in this issue

view archives of Cadence PCB Best Practices - Working with Backdrilling