Allegro System Capture App Notes

XNet Creation and SI Simulation

Issue link: https://resources.pcb.cadence.com/i/1180254

Contents of this Issue

Navigation

Page 7 of 9

XNet Creation and SI Simulation in Allegro System Capture Learn more at Cadence Online Support - http://support.cadence.com © 2019 Cadence Design Systems, Inc. All rights reserved w orldw ide. Page 8 For extracting the net connected with the component using Allegro System Capture, the custom buffer model is used. The associated models are placed in the logic folder. The path of the signal models need to be defined at the site.cpm START_GLOBAL SI_MODEL_PATH 'C:\sig_models\system_capture\modelassignment\system_capture_des ign\models' END_GLOBAL Right-click the XNet to be analyzed and choose Signal Explorer to launch Allegro PCB SI.

Articles in this issue

Links on this page

view archives of Allegro System Capture App Notes - XNet Creation and SI Simulation