Allegro System Capture App Notes

Using DE-HDL designs in System Capture

Issue link: https://resources.pcb.cadence.com/i/1180250

Contents of this Issue

Navigation

Page 2 of 10

Using Design Entry HDL designs in Allegro System Capture Learn more at Cadence Support Portal - https://support.cadence.com © 2019 Cadence Design Systems, Inc. All rights reserved w orldw ide. Page 3 Contents Overview .................................................................................................................................... 4 Device Modeling Language .................................................................................................... 4 XNet Creation in DML-Independent Mode ........................................................................... 5 Devices that control the XNets Creation............................................................................... 6 Making a DE-HDL Design DML-Independent...................................................................... 7 Before the Import...................................................................................................................... 9 Importi ng a DE-HDL Block i nto System Capture ................................................................ 9 Support..................................................................................................................................... 11 Feedback ................................................................................................................................. 11

Articles in this issue

Links on this page

view archives of Allegro System Capture App Notes - Using DE-HDL designs in System Capture