System Capture RAKs

Reuse Flow in Allegro Design Entry (Capture CIS)

Issue link: https://resources.pcb.cadence.com/i/1180040

Contents of this Issue

Navigation

Page 3 of 18

Reuse Flow in Allegro Design Entry CIS (Capture CIS) – Allegro PCB Editor Learn more at Cadence Support Portal - https://support.cadence.com © 2017 Cadence Design Systems, Inc. All rights reserved worldwide. Page 4 Purpose The Design Reuse feature of OrCAD® Capture – Allegro® PCB Editor flow lets you reuse schematics or boards in multiple designs. For example, a power circuit can be reused as is across multiple designs. This Rapid Adoption Kit (RAK) guides you through the complete reuse flow in Capture - PCB Editor by explaining the following tasks that you need to perform to reuse a schematic: 1. Creating a reusable front-end design, including schematic and library. 2. Creating a reuse module in PCB Editor for the reusable schematic design. 3. Using reuse schematic and reuse module in a different design and board. Database Click here to download the test case. This RAK has a test case in the LAB folder, which you can use to perform the steps for reuse flow described in this document. The folder designfiles contains the complete design, a reuse module (.MDD), and the board file which you can refer to compare the results with your steps. Audience This RAK is intended for PCB Design engineers with basic understating of Capture CIS and Allegro PCB Editor. This document will help Designers who require to reuse a particular circuit in different PCB layouts. It explains the reuse module flow in Capture CIS – PCB Editor Flow.

Articles in this issue

Links on this page

view archives of System Capture RAKs - Reuse Flow in Allegro Design Entry (Capture CIS)