System Capture RAKs

Reuse Flow in Allegro Design Entry (Capture CIS)

Issue link: https://resources.pcb.cadence.com/i/1180040

Contents of this Issue

Navigation

Page 2 of 18

Reuse Flow in Allegro Design Entry CIS (Capture CIS) – Allegro PCB Editor Learn more at Cadence Support Portal - https://support.cadence.com © 2017 Cadence Design Systems, Inc. All rights reserved worldwide. Page 3 Contents Purpose ....................................................................................................................... 4 Database ..................................................................................................................... 4 Audience ...................................................................................................................... 4 Creating Schematic for Reuse Flow ............................................................................ 5 Preparing the Design for Reuse ............................................................................... 5 Reuse Flow Design Creation.................................................................................... 6 Reuse Flow part (Hierarchical Part) Creation ........................................................... 7 The Reusable Part ................................................................................................... 8 Creating Reuse Module ............................................................................................. 10 Netlisting in Capture ............................................................................................... 10 Creating Reuse Module in PCB Editor ................................................................... 10 Using a Design Reuse Module in Capture-PCB Editor Flow ..................................... 12 Referencing the Reuse Schematics from the External/Main Design ......................... 13 Design level Annotation ......................................................................................... 13 Placing Hierarchical Block: ..................................................................................... 15 Placing Hierarchical part ........................................................................................ 16 Annotating the External/Main Design ......................................................................... 16 Netlisting Design and Creating Board ........................................................................ 17 Placing the modules in PCB Editor Board .............................................................. 18 Support ...................................................................................................................... 19 Feedback ................................................................................................................... 19

Articles in this issue

Links on this page

view archives of System Capture RAKs - Reuse Flow in Allegro Design Entry (Capture CIS)