System Capture RAKs

Reuse Flow in Allegro Design Entry (Capture CIS)

Issue link: https://resources.pcb.cadence.com/i/1180040

Contents of this Issue

Navigation

Page 16 of 18

Reuse Flow in Allegro Design Entry CIS (Capture CIS) – Allegro PCB Editor Learn more at Cadence Support Portal - https://support.cadence.com © 2017 Cadence Design Systems, Inc. All rights reserved worldwide. Page 17 Netlisting Design and Creating Board 1. Select top.dsn and choose Tools -- Create Netlist. 2. Check create PCB Editor Netlist and Create or Update PCB Editor Board (Netrev) and click OK to create the board, top.brd file.

Articles in this issue

Links on this page

view archives of System Capture RAKs - Reuse Flow in Allegro Design Entry (Capture CIS)