A Fast Evaluation of Power Delivery System Input Impedance of Printed Circuit Boards with Decoupling Capacitors Conference Paper

October 19, 2018 Cadence PCB Solutions

A fast power delivery system input impedance evaluation methodology for printed circuit board decoupling capacitor placement study is presented in this paper. The methodology is based on electrical network admittance matrix properties. The admittance matrix methodology described in this paper is rigorously validated by comparing the decoupling capacitor placement evaluation of a real printed circuit board by both impedance matrix and results from commercial electromagnetic field software. 

About the Author

Cadence PCB solutions is a complete front to back design tool to enable fast and efficient product creation. Cadence enables users accurately shorten design cycles to hand off to manufacturing through modern, IPC-2581 industry standard.

Follow on Linkedin Visit Website More Content by Cadence PCB Solutions
Previous Flipbook
AMI Simulation with Error Correction to Enhance BER Performance Conference Presentation
AMI Simulation with Error Correction to Enhance BER Performance Conference Presentation

This paper examines FEC application to serial link simulation, leveraging information from AMI simulations ...

Next Flipbook
3D ICs with TSVs - Design Challenges and Requirements
3D ICs with TSVs - Design Challenges and Requirements

3D ICs promise “more than Moore” integration by packing a great deal of functionality into small form facto...