PSpice Application Notes

PSpice App Note_Modeling Potentiometers and Variable Resistors

Issue link: https://resources.pcb.cadence.com/i/1480198

Contents of this Issue

Navigation

Page 5 of 12

APPLICATION NOTE 5 Figure 1: Top-level schematic for the frequency-comparator circuit The frequency-comparator circuit accepts two reference frequency inputs, and a test frequency input which is compared to the references. After initialization and start-up, the circuit produces fast, slow, OK, and error indications. Operation is continuous as long as both of the reference signals are applied. Initialization is accomplished by applying a low pulse to the INIT input, having a minimum width of 40 nsec. At least 40 nsec after the negative-going edge of the INIT input, circuit operation commences upon applying a negative-going edge to the RUN input. Outputs of the circuit–SLOW, FAST, OK, and ERROR–are pulses indicating the result of comparing the test frequency signal, FTEST, to the low and high frequency reference signals, REFL and REFH, respectively. The ERROR pulse is generated if more than 7 complete periods of the REFL signal are observed with no activity on the FTEST input during that time.

Articles in this issue

view archives of PSpice Application Notes - PSpice App Note_Modeling Potentiometers and Variable Resistors