PSpice Application Notes

PSpice App Note_Modeling Potentiometers and Variable Resistors

Issue link: https://resources.pcb.cadence.com/i/1480198

Contents of this Issue

Navigation

Page 8 of 12

APPLICATION NOTE 8 Figure 5: One implementation of the SDL block–the gatelevel view Figure 6: Another implementation of the SDL block–the PAL view

Articles in this issue

view archives of PSpice Application Notes - PSpice App Note_Modeling Potentiometers and Variable Resistors