OrCAD datasheets

Sigrity OptimizePI

Issue link: https://resources.pcb.cadence.com/i/1310908

Contents of this Issue


Page 1 of 2

www.cadence.com 2 Sigrity OptimizePI Alternatively, the Sigrity OptimizePI tool may be configured to maximize performance or reduce decap area without regard for cost. Complex interactions among performance, decap selection, component cost, and placement expense are considered. The Sigrity OptimizePI design schemes are the best-performing alternatives from all feasible designs. Analysis results are based on aggregate PDN performance averaged across frequency. Users can set device-specific targets and identify critical frequencies for further refinement. Time-domain results confirmation is also included. Use Model While primarily targeting post-layout PDN optimization, pre-layout design scenarios can also be explored. This helps to eliminate decap over-design earlier in the design flow and supports development of analytically based decap placement design guides for individual devices. While the design is being implemented, PowerTree information, captured during the design's logical design (schematic) stage, can be called on to simulate individual power rails as they are developed. Because the simulation set-up will be automated, either the layout designer or PI engineer can validate that target impedance constraints are being met as an in-design task. For post-layout applications, the Sigrity OptimizePI approach works from an initial design imported from a layout database. Sigrity OptimizePI capabilities can also be applied by manufacturing engineers for postproduction cost reduction. The optimized decoupling scheme can be automatically updated in Cadence PCB design tools. Task-Focused Workflow Setting up a design in the Sigrity OptimizePI environment typically requires less than 30 minutes of engineering time. Users are guided step by step through each task in the workflow. Initial set-up involves importing the PCB or IC package design and identification of an Sigrity OptimizePI library corresponding to a corporate decap preferred parts list. Decap component and placement costs are included in this library along with vendor-supplied electrical models. Set-up options enable decap selection filtering, biasing the importance of a device to overall PDN performance, and so on. Individual decap selections may be limited to a subset of the library or restricted by decap size. An interactive results window enables exploration of alternate design schemes. The Sigrity OptimizePI results can be exported to a spreadsheet for back annotation to the layout system. Integration • Works with Microsoft Windows and Linux with multi-processor support Figure 2: A Sigrity OptimizePI workflow for a post-layout optimization Layout and Initial Decap Placement Exported Decap Placement Table Design and Analysis Setup Decap Library (including cost) Automated Cost-Based Optimization Cost vs. Performance Interactive Tradeoffs Iterative "what-if" Analysis PDN Analysis Schematic Layout File PI Simulation Design Engineer Layout Designer PI Engineer PowerTree Any engineer can generate and use PowerTree template Figure 3: PowerTree technology enables the design engineer to have early visualization and define simulation criteria to ensure the layout designer's decap placement and PDN design meets target impedance requirements for each power rail on each component.

Articles in this issue

Links on this page

view archives of OrCAD datasheets - Sigrity OptimizePI