Using Differential Pairs in Allegro PCB Editor
Learn more at Cadence Support Portal - https://support.cadence.com
© 2019 Cadence Design Systems, Inc. All rights reserved worldwide. Page 20
The beginning of the yellow pseudo line (closest to driver) is where the differential pair
initially goes out of phase (beyond the 20-mil tolerance). The DRC marker, D-Y, is
placed at the initial 'out of phase spec' location as measured from the driver pins.
Notes:
• There can be only one DRC marker on a differential pair, even though there may
be multiple violation zones.
• It is assumed that the designer will correct the phase issues working from the
drivers to the receivers.
