Cadence PCB Best Practices

Constraint Compiler User Guide

Issue link: https://resources.pcb.cadence.com/i/1180274

Contents of this Issue

Navigation

Page 14 of 25

Allegro Constraint Compiler User Guide Allegro Constraint Compiler October 2019 17 Product Version 17.4-2019 © 1999-2019 All Rights Reserved. Sample Mapping Table The following image shows a sample mapping table entries for a table MY_MAP. Complier Results The alias when referenced in other tables gets expanded as shown in the next image.

Articles in this issue

view archives of Cadence PCB Best Practices - Constraint Compiler User Guide