Cadence PCB Best Practices

Working with Real-Time DFA Analysis

Issue link:

Contents of this Issue


Page 7 of 28

Working with Design Partitions Design Partitioning October 2019 8 Product Version 17.4-2019 © 1999-2019 All Rights Reserved. Constraint Manager – The partition designer has access to the Constraint Manager, including a partition view mode. This greatly reduces the number of objects in the spreadsheet. User Preference Variables – No restrictions; users are cautioned not to set preferences that alter DRC behavior. Areas – The partition designer is allowed to create keepout and constraint areas within the partition boundary. Net Physical or Spacing types must already exist in the assignment table if creating constraint areas. Component Placement – The master designer is responsible for allocating components to their respective partitions. The partition designer cannot draw components from the placement buffer. Prior to release 16.6, the partition designer may temporarily place components outside the partition boundary during floor-planning. If these components remain in that location during Import, they return to the placement buffer. New in SPB 16.6 are soft boundaries, When this option is enabled, partition designers are permitted to place components in un-owned partitions. Real Time DFA Analysis – The partition designer inherits DFA rules and has read access to the DFA spreadsheet. Shape Parameters – The partition designer cannot edit the Global Parameter dialog box but has control over shape instance and object level properties for shapes exclusively in a partition area. Refreshing Symbols and Padstacks – The partition designer cannot update symbols and padstacks. Modules – The partition designer can move modules but cannot create or refresh them. Interactive Etch Editing – The partition editor is equipped with a full complement of etch edit applications. The partition designer can route nets that have at least one of its pins in the partition area. Other considerations for routing are: ■ Soft Nets – Master can delegate complete net ownership to a partition designer. The designer is free to route this net into un-owned partitions. ■ Soft Boundaries – when this option is enabled, the partition designer is free to route signals originating from their partition area into un-owned partitions. Allegro PCB Router (Specctra)– Autorouting is permitted within a partition area. The partition boundary is represented as a wire keepin area. If guideports are placed on the boundary, a FIXED T TOLERANCE property value of zero is applied to them to prevent movement during routing.

Articles in this issue

view archives of Cadence PCB Best Practices - Working with Real-Time DFA Analysis